Bit-serial pipeline synthesis and layout for large-scale configurable systems

نویسندگان

  • Tsuyoshi Isshiki
  • Wayne Wei-Ming Dai
  • Hiroaki Kunieda
چکیده

| In this paper, we present our datapath synthesis and layout tools which are targeted toward large-scale con gurable systems with the logic capacity of up to millions of gates which consists of an easy design entry using C++, customized bit-serial circuit library for SRAM-based FPGAs, bit-serial pipeline circuit generator, and a circuit partitioner.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. &#10The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...

متن کامل

Configurable Folded Bit-Plane Architecture for FIR Filtering

The application of folding technique onto array type architectures for FIR filtering gives designers greater flexibility in finding the best trade-off between hardware size and throughput rate [1,2]. The Bit-Plane Architecture (BPA) as a highly regular architecture [3], which allows extensive pipelining, regular layout, high computational throughput, truncation of Least Significant Bits (LSBs) ...

متن کامل

High-Performance Bit-Serial Datapath Implementation for Large-Scale Con gurable Systems PhD Dessertation

Custom computing machines based on FPGA devices have attracted much attention as a new approach toward high-performance computing. By combining state-of-the-art FPGA technology and state-of-the-art MCM packaging technology, a \con gurable system" with a gate capacity of several millions of gates contained in a desk-top size box will become a reality in the near future. Developing applications f...

متن کامل

Custom Design of a VLSI PCM-FDM Transmultiplexer from System Specifications to Circuit Layout Using a Computer-Aided Design System

Absfrncr -The computer-aided design of a VLSI PCM-FDM transmultiplexer is presented. The entire design process from sysrem specifiearions to integrated circuit layout is carried out with the aid of specialized computer programs for analysis, synthesis and optimization at each design level: the firter network, the architecture and the circuit layout. These CAD tools support a top-down custom des...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997